Quartus II
Description
Quartus II is a field-programmable gate array (FPGA) and CPLD design software suite used for hardware description language (HDL) design entry, synthesis, place-and-route, timing analysis, and device programming. It provides toolchains for compiling HDL code (Verilog, VHDL), performing timing and power analysis, simulating designs, and generating configuration files for Altera/Intel programmable devices.
Originally developed by Altera and now maintained by Intel’s Programmable Solutions Group, Q...
Originally developed by Altera and now maintained by Intel’s Programmable Solutions Group, Q...
Statistics
Created by:
People using it:
66
Latest version:
??
Keys:
185,647
Clicks:
157,874
Mouse Scrolls:
959
Time Used:
1w3d22h58m13s
Average Time Used:
3h59m4s
Loading...
Loading...